

MLCC APPLICATION GUIDE



| No. | Process | Condition | | | | | | |
|-----|-------------------------------------|--|--|--|--|--|--|--|
| 1 | Operating Condition (Storage) | 1) The capacitor must be stored in an ambient temperature between $5 \sim 40^{\circ}$ C with a relative humidity of 20 ~ 70%. The products should be used within 12 months upon receipt. | | | | | | |
| | (Storage) | The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulfate, Chlorine and Ammonia and sulfur. | | | | | | |
| | | 3) Avoid storing in direct sunlight and falling of dew. | | | | | | |
| | | 4) Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability. | | | | | | |
| 2 | Circuit design | 2-1 Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature. | | | | | | |
| | ! Caution | Do not use capacitor above the maximum allowable operating temperature. | | | | | | |
| | | 2) Surface temperature including self heating should be below maximum operating temperature. (Due to dielectric loss, capacitor will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damage itself or the surrounding area. Please design the circuit so that the maximum temperature of the capacitor including the self heating to be below the maximum allowable operating temperature. Temperature rise shall be below 20°C) 2-2 Operating voltage 1) Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, the peak must be below the rated voltage. With AC or pulse overshooting, Vp-p must be below the rated voltage. ——————————————————————————————————— | | | | | | |
| | | Voltage DC Voltage DC+AC Voltage AC Voltage Pulse Voltage (1) Pulse Voltage (2) | | | | | | |
| | | Positional Measurement (1) (2) (3) (4) (4) | | | | | | |
| | | Even below the rated voltage, if repetitive high frequency AC or pulse is applied, the reliability of the capacitor may be reduced. | | | | | | |
| | | 3) Voltage derating will greatly reduce the failure rate. Since the failure rate follows the 3 power law of voltage, the failure rate used under Uw with UR rated product will be lowered as (Uw/UR) ³ . | | | | | | |
| | | | | | | | | |



| | | <u> </u> | | | | | | | | | |
|-----|------------|---|--|----------|-----------|----------|----------|-------------|--------------------------|---|-----------|
| No. | Process | Condition | | | | | | | | | |
| 3 | Designing | The amount of solder at the terminations has a direct effect on the reliability of the capacitor. | | | | | | | | | |
| | P.C. board | • • | . When | designin | g a P.C. | board, o | determin | | | pacitor, and the most size of the solder | - |
| | | : ' | Avoid using common solder pads for multiple terminations and provide individual solder pads for each terminations. | | | | | | | | |
| | | See the follow | ing table | for reco | mmend | ed pad c | limensio | ns. | | | |
| | | Reflow S | Colderin | *** / | B A = | | | | \$0 \$0 \$0 Tra | ccupied area lder land / lder paste patte lder resist patter acks or Dummy to r wave soldering | n acks |
| | | | | Fo | otprint (| dimensi | ons in r | nm | | Processing | Placement |
| | | SIZE | Α | В | С | D | E | F | G | remarks | Accuracy |
| | | 01005 | 0.45 | 0.20 | 0.15 | 0.21 | N/A | 0.65 | 0.38 | | ± 0.05 |
| | | 0201 | 0.65 | 0.23 | 0.21 | 0.30 | N/A | 0.90 | 0.60 | | ± 0.05 |
| | | 0402 | 1.50 | 0.40 | 0.50 | 0.50 | 0.10 | 1.75 | 0.95 | | ± 0.15 |
| | | 0508 | 2.50 | 0.50 | 1.00 | 2.00 | 0.15 | 2.90 | 2.40 | | ± 0.20 |
| | | 0505 | 3.43 | 0.94 | 1.42 | 2.11 | N/A | N/A | N/A | | ± 0.25 |
| | | 0603 | 2.30 | 0.70 | 0.80 | 0.80 | 0.20 | 2.55 | 1.40 | | ± 0.25 |
| | | 0612 | 2.80 | 0.80 | 1.00 | 3.20 | 0.20 | 3.08 | 3.85 | | ± 0.25 |
| | | 0805 | 2.80 | 1.00 | 0.90 | 1.30 | 0.40 | 3.05 | 1.85 | | ± 0.25 |
| | | 1111 | 4.62 | 2.01 | 1.42 | 3.45 | N/A | N/A | N/A | Reflow or hot plate soldering | ± 0.25 |
| | | 1206 | 4.00 | 2.20 | 0.90 | 1.60 | 1.60 | 4.25 | 2.25 | Fiate coldoning | ± 0.25 |
| | | 1210 | 4.00 | 2.20 | 0.90 | 2.50 | 1.60 | 4.25 | 3.15 | | ± 0.25 |
| | | | | 0.00 | 4.05 | 0.00 | 0.70 | <i>-</i> 00 | 0.00 | | |
| | | 1808 | 5.40 | 3.30 | 1.05 | 2.30 | 2.70 | 5.80 | 2.90 | | ± 0.25 |

1812

2211

2220

2225

5.30

7.00

7.00

7.00

3.50

4.30

4.30

4.30

0.90

1.35

1.35

1.35

3.80

3.70

5.00

6.50

3.00

N/A

N/A

N/A

5.55

7.60

7.60

N/A

4.05

4.10

5.50

N/A

± 0.25

± 0.30

 $\pm~0.30$

 $\pm~0.40$



| NO. | FIUCESS |
|-----|-------------|
| 3 | Designing |
| | P.C. board |
| | (Continued) |
| | |


Wave Soldering

| | Footprint dimensions in mm | | | | | | | Proposed number & | Placement |
|------|----------------------------|------|------|------|------|------|------|----------------------------|-----------|
| SIZE | Α | В | С | D | E | F | G | Dimensions of dummy tracks | Accuracy |
| 0603 | 2.40 | 1.00 | 0.70 | 0.80 | 0.20 | 3.10 | 1.90 | 1x (0.20x0.80) | ± 0.10 |
| 0805 | 3.20 | 1.40 | 0.90 | 1.30 | 0.36 | 4.10 | 2.50 | 1x (0.30x1.30) | ± 0.15 |
| 1206 | 4.80 | 2.30 | 1.25 | 1.70 | 1.25 | 5.90 | 3.20 | 3x (0.25x1.70) | ± 0.25 |
| 1210 | 5.30 | 2.30 | 1.50 | 2.60 | 1.25 | 6.30 | 4.20 | 3x (0.25x2.60) | ± 0.25 |

Condition

Footprint design for C Array :

| Туре | 0603*4 | 0402*4 |
|------|------------------|-------------|
| Α | 2.85 +0.10/-0.05 | 1.80 ± 0.10 |
| В | 0.45 ± 0.05 | 0.25 ± 0.05 |
| D | 0.80 ± 0.10 | 0.65 ± 0.05 |
| Р | 0.80 | 0.50 |
| F | 3.10 ± 0.30 | 1.85 ± 0.25 |



3) Layout recommendation

| Example | Use of common solder land | Soldering with chassis | Use of common solder land with other SMD |
|--------------------|-------------------------------------|--|---|
| Must be avoided | Chip Solder PCB Adhesive Solder pad | Chassis Excessive solder | Solder pad Excessive solder Solder pad Missing solder |
| Recommended | Lead wire Solder resist | Solder resist $\begin{array}{c c} & & \\ \hline \downarrow & & \\ \ell_2 & & \\ \ell_2 & & \\ \end{array}$ | Solder resist |

Slit

 $(\ell_1 | < \ell_2)$

4) Mechanical stress varies according to location of chip capacitors on the P.C. board. Designing P.C. board (Continued) Perforation 0000 00000 В Slit Magnitude of stress A>B = C>D>E 5) Recommended chip capacitor layout is as follows: Disadvantage against Advantage against Subject bending stress bending stress Perforation & slit Perforation & slit Direction of breaking Direction of breaking Mounting face Break P.C. board with mounted Break P.C. board with mounted side down. Mount in parallel with perforation Mount perpendicular to perforation or slit or slit Direction of breaking Direction of breaking Chip arrangement (Direction) Closer to slit is higher stress Away from slit is less stress Direction of breaking Direction of breaking


Slit

 $(\ell_1 < \ell_2)$

Distance from slit


4 Mounting

- 4-1 Stress from mounting head
 - If the mounting head is adjusted too low, it may induce excessive stress in the chip Capacitor resulting in cracking. Please take the following precautions.
- 1) Adjust the bottom dead center of the mounting head to just on the P.C. board surface and not pressing on it.
- 2) Adjust the mounting head pressure to be 1 to 3N of static weight.
- 3) To minimize the impact energy from mounting head, it is important to provide support from the bottom side of the P.C. board.(see following)



When the centering jaw is worn out, it may give mechanical impact on the capacitor to cause a crack. Please control the close up dimension of the centering jaw and provide sufficient preventive maintenance and replacement of it.

4-2 Amount of adhesive




Example: 0805(2012) and 1206(3216)


| Figure | 0805/1206 case sizes as examples |
|--------|----------------------------------|
| а | 0.2mm min |
| b | 70 ~ 100 um |
| С | Do not touch the solder land |

Soldering

- 5-1 Flux selection
 - Although highly-activated flux gives better solderability, substances which increase activity may also degrade the insulation of the chip capacitors. To avoid such degradation, the following is recommended.
- 1) It is recommended to use a mildly activated rosin flux (less than 0.1 wt% chlorine). Strong flux is not recommended.
- 2) Excessive flux must be avoided. Please provide proper amount of flux.
- 3) When water-soluble flux is used, enough washing is necessary.
- 5-2 Recommended soldering profile by various methods
- 1) Recommended reflow soldering profile for SMT process with SnAgCu series solder paste



2) Wave soldering profile




Recommended wave soldering profile for SMT process with SnAgCu series solder.

Wave soldering is recommended only for the following case sizes: 0603(1608); 0805(2012) &1206(3216) thickness< 1mm



5 Soldering

(Continued) 3) Manual soldering (solder iron)



5-3 Avoiding thermal shock

1) Preheating condition


| Soldering | Size | Temperature difference(ΔT) |
|------------------|---------------------|--------------------------------|
| Wave soldering | 1206 (3216) or less | Δ T ≦ 150℃ |
| Doflow coldering | 1206 (3216) or less | ΔT ≦ 190°C |
| Reflow soldering | 1210 (3225) or more | $\Delta T \leqq 130^\circ \!C$ |
| Manual coldaring | 1206 (3216) or less | ΔT ≦ 190°C |
| Manual soldering | 1210 (3225) or more | ΔT ≦ 130°C |

2) Cooling condition

Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (ΔT) must be less than 100 $^{\circ}$ C.

5-4 Amount of solder

Excessive solder will induce higher tensile force in chip capacitor when temperature changes and may result in chip cracking. Insufficient solder may detach the capacitor from the P.C. board.



5-5 Two times limitation for reflow soldering will be recommended.



- 5-6 Solder repair by solder iron
- 1) Selection of the soldering iron tip

Tip temperature of solder iron varies by its type, P.C. board material and solder pad size. Higher tip temperature may be faster, but the heat shock may crack the chip capacitor. (Following conditions are recommended.)

| Size | Temp. (°ℂ) | Preheating Temp. (°ℂ) | Temperature difference(ΔT) | Atmosphere |
|---------------------|------------|--------------------------|----------------------------|------------|
| 1206 (3216) or less | 350°C Max | >150°C | ΔT ≦ 190°C | Room air |
| 1210 (3225) or more | 280°C Max | >150°C | ΔT ≦ 130°C | Room air |

 Direct contact of the soldering iron with ceramic dielectric of chip capacitor may cause cracking. Do not make contact directly with the ceramic dielectric.



- 6 Cleaning
- 1) If an unsuitable cleaning fluid is used, flux residue or some foreign article may stick to chip capacitor surface causing deteriorated performance, especially insulation resistance.
- 2) If the cleaning condition is not suitable, it may damage the chip capacitor.
- 2-1) Insufficient washing
 - (1) Lead wire and terminal electrodes may corrode due to Halogen in the flux.
 - (2) Halogen in the flux may adhere on the surface of capacitor, and lower the insulation resistance.
 - (3) Water soluble flux has higher tendency to have the above mentioned problems (1) and (2).
- 2-2) Excessive washing

When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, use the following recommended condition.

Power: 20W/I max. Frequency: 40kHz max. Washing time: 5 minutes max.

- 2-3) If the cleaning fluid is contaminated, the density of Halogen increases, and it may bring the same result as insufficient cleaning.
- 3) Selection of cleaning fluid

In general, washing is not necessary if rosin-based flux is used. When using active flux, suitable cleaning fluids are water, isopropyl or a solvent that has the capability to remove the flux.

4) Precautions

After the reflow process, wait at least 5 minutes before proceeding with the cleaning procedure.


- 7 Coating and molding of the P.C. board
- 1) When the P.C. board is coated, verify the quality influence on the product.
- 2) Please verify that there is no harmful decomposing or reaction gas emission during curing which may damage the chip capacitor.
- 3) Please verify the curing temperature.



8 Handling after chip is mounted

1) Please pay attention not to bend or distort the P.C. board after soldering in handling and storage, otherwise the chip capacitor may crack.

Avoid the following:




2) When functional check of the P.C. board is performed, check pin pressure as it tends to be adjusted higher for fear of loose contact. If the pressure is excessive and bends the P.C. board, it may crack the chip capacitor or peel the terminations off.

Adjust the check pins not to bend the P.C. board.


| Item | Not recommended | Recommended |
|------------------|-------------------------------|------------------------|
| Board bending | Termination peeling Check pin | Support pin Check pin |

9 Handling of loose chip capacitor

Handling of 1) If dropped the chip capacitor may crack. Once dropped do not use it. This is especially true for large case sized chips.



Avoid piling up P.C. boards after mounting. The corner of the P.C. board may hit the chip capacitor of another board causing the chip to crack or dislodge.





| 10 | Transporta- | 1) The performance of a capacitor may be affected by the conditions during transportation. |
|----|-------------|---|
| | tion | 1-1) The capacitors shall be protected against excessive temperature, humidity and mechanical force during transportation. Climatic condition low air temperature: -40°C change of temperature air/air: -25°C/+25°C low air pressure: 30 kPa change of air pressure: 6 kPa/min. Mechanical condition Transportation shall be done in such a way that the boxes are not deformed and forces are not directly passed on to the inner packaging. 1-2) Do not apply excessive vibration, shock, and pressure to the capacitor. When excessive mechanical shock or pressure is applied to a capacitor, chipping or cracking may occur in the ceramic body of the capacitor. When a sharp edge of an air driver, a soldering iron, tweezers, a chassis, etc. impacts strongly on the surface of capacitor, the capacitor may crack and short-circuit. 1-3) Do not use a capacitor to which excessive shock was applied by dropping, etc. The capacitor dropped accidentally during processing may be damaged. |
| 11 | Others | 1) Effect of low air pressure |
| | | As the atmospheric pressure drops, the risk of a flashover between capacitor terminations increases. |
| | | Heat transfer can be affected by high altitude operation. Heat generated on the lead terminations cannot be dissipated properly and can result in overheating and eventual failure. |